

Express Mailing Label No. EL 394 376 670 US

PATENT APPLICATION
Docket No. 11675.114.1

UNITED STATES PATENT APPLICATION

of

Kei-Yu Ko

for

GATE STACK STRUCTURE

WORKMAN, NYDEGGER & SEELEY

A PROFESSIONAL CORPORATION

ATTORNEYS AT LAW
1000 EAGLE GATE TOWER
60 EAST SOUTH TEMPLE
SALT LAKE CITY, UT 84111

1 This is a divisional application of US Patent Application Serial No. 08/846,671, filed
2 on April 20, 1997, titled "UNDOPED SILICON DIOXIDE AS ETCH STOP FOR
3 SELECTIVE ETCH OF DOPED SILICON DIOXIDE", which is incorporated herein by
4 reference.
5

BACKGROUND OF THE INVENTION

1. The Field of the Invention

8 The present invention involves an etching process that utilizes an undoped silicon
9 dioxide layer as an etch stop during a selective etch of a doped silicon dioxide layer that is
10 situated on a semiconductor substrate. More particularly, the present invention relates to a
11 process for selectively utilizing a fluorinated chemistry in a plasma etch system for etching
12 a doped silicon dioxide layer situated upon an undoped silicon dioxide layer that acts as an
13 etch stop.

2. The Relevant Technology

15 Modern integrated circuits are manufactured by an elaborate process in which a large
16 number of electronic semiconductor devices are integrally formed on a semiconductor
17 substrate. In the context of this document, the term "semiconductive substrate" is defined
18 to mean any construction comprising semiconductive material, including but not limited to
19 bulk semiconductive material such as a semiconductive wafer, either alone or in assemblies
20 comprising other materials thereon, and semiconductive material layers, either alone or in
21 assemblies comprising other materials. The term substrate refers to any supporting structure
22 including but not limited to the semiconductive substrates described above.

23 Conventional semiconductor devices which are formed on a semiconductor substrate
24 include capacitors, resistors, transistors, diodes, and the like. In advance manufacturing of
25 integrated circuits, hundreds of thousands of these semiconductor devices are formed on a
26 single semiconductor substrate. In order to compactly form the semiconductor devices, the

1 semiconductor devices are formed on varying levels of the semiconductor substrate. This
2 requires forming a semiconductor substrate with a topographical design.

3 The semiconductor industry is attempting to increase the speed at which integrated
4 circuits operate, to increase the density of devices on the integrated circuits, and to reduce
5 the price of the integrated circuits. To accomplish this task, the semiconductor devices used
6 to form the integrated circuits are continually being increased in number and decreased in
7 dimension in a process known as miniaturization.

8 One component of the integrated circuit that is becoming highly miniaturized is the
9 active region. An active region is a doped area in a semiconductor substrate that is used
10 together with other active regions to form a diode or a transistor. The miniaturization of the
11 active region complicates the formation of the interconnect structure in that, in order to
12 maintain sufficient electrical communication, the interconnect structure must be formed in
13 exact alignment with the active region. Also, the area of the interconnect structure
14 interfacing with the active region must be maximized. Thus, less area is provided as
15 tolerance for misalignment of the interconnect structure.

16 The increasing demands placed upon manufacturing requirements for the interconnect
17 structure have not been adequately met by the existing conventional technology. For
18 example, it is difficult at greater miniaturization levels to exactly align the contact hole with
19 the active region when patterning and etching the contact hole. As a result, topographical
20 structures near the bottom of the contact hole upon the active region can be penetrated and
21 damaged during etching of the contact hole. The damage reduces the performance of the
22 active region and alters the geometry thereof, causing a loss of function of the semiconductor
23 device being formed and possibly a defect condition in the entire integrated circuit. To
24 remedy these problems, the prior art uses an etch stop to prevent over etching.

25 In a conventional self-aligned etch process for a contact hole, a silicon nitride layer
26 or cap is usually used on top of a gate stack as an etch stop layer during the self-aligned

1 contact etch process. One of the problems in the prior art with forming a silicon nitride cap
2 was the simultaneous formation of a silicon nitride layer on the back side of the
3 semiconductor wafer. The particular problems depend on the process flow. For instance,
4 where a low pressure chemical vapor deposition is used to deposit silicon nitride, both sides
5 of the semiconductor wafer would receive deposits of silicon nitride. The presence of the
6 silicon nitride on the back side of the semiconductor wafer causes stress which deforms the
7 shape of the semiconductor wafer, and can also potentially cause deformation of the crystal
8 structure as well as cause defects in the circuit. Additionally, silicon nitride deposition is
9 inherently a dirty operation having particulate matter in abundance which tends to reduce
10 yield. When a low pressure chemical vapor deposition process is utilized, the silicon nitride
11 layering on the back side of the semiconductor wafer must be removed later in the process
12 flow.

1 SUMMARY OF THE INVENTION

2 The present invention relates to a process for selectively plasma etching a
3 semiconductor substrate to form a designated topographical structure thereon utilizing an
4 undoped silicon dioxide layer as an etch stop. In one embodiment, a substantially undoped
5 silicon dioxide layer is formed upon a layer of semiconductor material. A doped silicon
6 dioxide layer is then formed upon the undoped silicon dioxide layer. The doped silicon
7 dioxide layer is etched to create a topographical structure. The etch has a material removal
8 rate that is at least 10 times higher for doped silicon dioxide than for the undoped silicon
9 dioxide or the layer of semiconductor material.

10 One application of the inventive process includes a multilayer structure situated on
11 a semiconductor substrate that comprises layers of a semiconductor material, a thin silicon
12 dioxide layer, a layer of conductor material, and a refractory metal silicide layer. By way of
13 example, the multilayer structure situated on a semiconductor substrate may consist of a gate
14 oxide situated on a silicon substrate, a layer of polysilicon, and a refractory metal silicide
15 layer on the layer of polysilicon. A substantially undoped silicon dioxide layer is then
16 formed over the multilayer structure.

17 The multilayer structure is then patterned to form the designated topography. Doped
18 silicon dioxide is then formed on the semiconductor substrate as a passivation layer. A
19 photoresist layer is utilized to expose selected portions of the doped silicon dioxide layer that
20 are intended to be etched. One example of a topographical structure created utilizing this
21 process are gate stacks. The doped silicon dioxide is then selectively and anisotropically
22 etched with a carbon fluorine etch recipe so as to self-align contact holes down to the
23 semiconductor substrate between the gate stacks.

24 Each gate stack has a cap composed of substantially undoped silicon dioxide. A layer
25 of silicon nitride or undoped silicon dioxide is deposited over the gate stacks and the
26 semiconductor substrate therebetween. A spacer etch is performed to create silicon nitride

1 or undoped silicon dioxide spacers on the side of each gate stack. The silicon nitride or
2 undoped silicon dioxide spacers are generally perpendicular to the base silicon layer.

3 The present invention contemplates a plasma etching process for anisotropic etching
4 a doped silicon dioxide layer situated on an undoped silicon dioxide layer that acts as an etch
5 stop. One application of the present invention is the formation of gate stacks having spacers
6 composed of substantially undoped silicon dioxide. The undoped silicon dioxide spacers act
7 as an etch stop. Novel gate structures are also contemplated that use a substantially undoped
8 silicon dioxide etch stop layer for a carbon fluorine etch of a doped silicon dioxide layer,
9 where the substantially undoped silicon dioxide etch stop layer resists etching by a carbon
10 fluorine etch.

1

BRIEF DESCRIPTION OF THE DRAWINGS

2

In order that the manner in which the above-recited and other advantages and objects of the invention are obtained, a more particular description of the invention briefly described above will be rendered by reference to specific embodiments thereof which are illustrated in the appended drawings. Understanding that these drawings depict only typical embodiments of the invention and are therefore not to be considered limiting of its scope, the invention will be described with additional specificity and detail through the use of the accompanying drawings in which:

9

Figure 1 is a partial cross-sectional elevation view of one embodiment of a multilayer structure prior to an etch, the multi-layer structure including a base silicon layer and a layer of undoped silicon dioxide, where the multi-layer structure has a layer of photoresist, and wherein a first selected pattern is defined in phantom.

13

Figure 2 is a partial cross-sectional elevation view of the structure seen in Figure 1, wherein the layer of undoped silicon dioxide has been etched so as to form a recess terminating upon the base silicon layer, a layer of doped silicon dioxide has been deposited thereover, where a layer of photoresist is formed over the layer of doped silicon dioxide, and wherein a second selected pattern is defined in phantom which is intended to represent an etch through the layer of doped silicon dioxide to expose a contact on the base silicon layer that is self-aligned between the layer of undoped silicon dioxide, wherein the self-alignment of the etch is due to the selectivity of the etch to undoped silicon dioxide.

21

Figure 3 is a partial cross-sectional elevation view of one embodiment of a multilayer structure prior to an etch, the multilayer structure including a base silicon layer and having thereon layers of gate oxide, polysilicon, tungsten silicide, and undoped silicon dioxide, where the multi-layer structure has a layer of photoresist, and wherein a first selected pattern is defined in phantom.

25

1 Figure 4 is a partial cross-sectional elevation view of the structure seen in Figure 3,
2 wherein gate stacks are formed upon the base silicon layer, each gate stack having a spacer
3 on a sidewall thereof and a cap on the top thereof, the gate stacks having deposited thereover
4 a layer of doped silicon dioxide, and a layer of photoresist is deposited upon the layer of
5 doped silicon dioxide, wherein a second selected pattern is defined in phantom which is
6 intended to represent a fluorinated chemical etch through the layer of doped silicon dioxide
7 to expose a contact on the base silicon layer that is self-aligned between the gate stacks,
8 wherein the self-alignment of the etch is due to the selectivity of the etch to the materials of
9 the spacers and the cap of the gate stacks.

*AK
All B37*

1

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

2

The inventive process herein is directed towards selectively utilizing a plasma etch system on doped silicon dioxide (SiO_2) layer with a substantially undoped silicon dioxide layer as an etch stop. One application of the inventive process is to form a self-aligned contact. The present invention also discloses an inventive multilayer gate structure.

6

As illustrated in Figure 1, one embodiment of a multilayer structure 10 is created that comprises a base silicon layer 12. Overlying silicon base layer 12 is a substantially undoped silicon dioxide layer 22. Undoped silicon dioxide layer 22 can be any type of undoped oxide and be formed by a thermal process, by a plasma enhanced deposition process, or by a conventional TEOS precursor deposition that is preferably rich in carbon or hydrogen, or by a precursor of gaseous silane (SiH_4) with oxygen. In the latter process, the gaseous silane flow will result in undoped silicon dioxide layer 22.

13

The next layer in the embodiment of multilayer structure 10 illustrated in Figure 1 comprises a photoresist layer 24 that is processed to expose a first selected pattern 15, shown in phantom, such that silicon dioxide layer 22 will be used to create a topography in multilayer structure 10. Multilayer structure 10 is then anisotropically etched as shown by first selected pattern 15 to selectively remove material from undoped silicon dioxide layer 22 to form undoped silicon dioxide caps 16 as seen in Figure 2.

19

A doped silicon dioxide layer 30 is deposited over multilayer structure 10 as a passivation layer. Preferably, doped silicon dioxide layer 30 is substantially composed of borophosphosilicate glass (BPSG), borosilicate glass (BSG), or phosphosilicate glass (PSG). Most preferably, doped silicon dioxide layer 30 is substantially composed of silicon dioxide having doping of about 3% or more for boron and about 3% or more for phosphorus. A photoresist layer 32 is applied over doped silicon dioxide layer 30. Photoresist layer 32 is processed to expose a second selected portion 17 of doped silicon dioxide layer 30 that is intended to be etched. Second selected portion 17 is seen in phantom in Figure 2.

1 The structure seen in Figure 2 is now etched with a fluorinated or fluoro-carbon
2 chemical etchant system to form second selected pattern 17 as illustrated in Figure 2. The
3 preferred manner is an anisotropic plasma etch of doped silicon dioxide layer 30 down to the
4 corresponding etch stop layer of undoped silicon dioxide cap 16. The plasma etch technique
5 employed herein is preferably generated under a vacuum within the confines of a discharging
6 unit and involves any type of a plasma system, including a high density plasma etcher. A
7 conventional radio frequency reactive ion etcher (RF RIE) plasma system, a magnetically
8 enhanced RIE (MERIE) plasma system, or an inductively coupled plasma system could be
9 used. The preferred embodiment, however, is an RF type RIE or MERIE plasma system.
10 It is preferred the plasma system being used has a plasma density in a range from about
11 $10^9 / \text{cm}^3$ to about $10^{11} / \text{cm}^3$. A high density plasma system can also be used having a plasma
12 density in a range from about $10^{12} / \text{cm}^3$ to about $10^{13} / \text{cm}^3$

13 One particular embodiment of a specific structure created utilizing the inventive
14 process is illustrated in Figure 3 wherein a multilayer structure 50 is created that comprises
15 a base silicon layer 12. Overlying silicon base layer 12 is a gate oxide layer 14 that covers
16 silicon base layer 12. Gate oxide layer 14 may be relatively thin in comparison with the other
17 layers of the multilayered structure. The next layer in multilayer structure 50 comprises a
18 polysilicon gate layer 18. Overlying polysilicon gate layer 18 is a refractory metal silicide
19 layer 20. A known benefit of refractory metal silicides is their low resistivity. Refractory
20 metal silicide layer 20 may comprise any refractory metal including but not limited to
21 titanium, tungsten, tantalum, and molybdenum. Preferably, refractory metal silicide layer 20
22 is substantially composed of tungsten silicide (WSi_x).

23 Overlying refractory metal silicide layer 20 is a substantially undoped silicon dioxide
24 layer 22 which can be formed thermally, by plasma enhanced deposition, by a conventional
25 TEOS precursor deposition that is preferably rich in carbon or hydrogen, or by a precursor
26 of gaseous silane (SiH₄) with oxygen. The next layer in multilayer structure 50 is a

1 photoresist layer 24 that is processed to expose a first selected pattern 15 shown in phantom.
2 Multilayer structure 50 is then etched according to first selected pattern 15 to selectively
3 remove material so as to form gate stacks 26 as illustrated in Figure 4. Each gate stack 26
4 has an undoped silicon dioxide cap 52 thereon which was formed from undoped silicon
5 dioxide layer 22.

6 *mult 11* A spacer 28 is on the sidewall of each gate stack 26. Spacers 28 are formed by
7 subjecting a layer of silicon nitride deposited over gate stacks 26 to a spacer etch. Silicon
8 nitride spacers 28 are generally perpendicular to silicon base layer 12. Alternatively,
9 spacers 28 can be substantially composed of undoped silicon dioxide. As such, both
10 spacers 28 and undoped silicon dioxide caps 52 can be made from the same materials and
11 both act as an etch stop.

12 Once gate stacks 26 are formed, a contact 34 is defined therebetween upon silicon
13 base layer 12. At this point in the processing, a doped silicon dioxide layer 30, composed of
14 a material such as PSG, BSG, or BPSG, is deposited over multilayer structure 50. A
15 photoresist layer 32 is then applied over doped silicon dioxide layer 30. Photoresist layer 32
16 is processed to create a second selected pattern 17 that is illustrated in phantom in Figure 4.

17 The structure seen in Figure 4 is now etched with a fluorinated or fluoro-carbon
18 chemical etchant system according to second selected pattern 17. The preferred manner of
19 etching of doped silicon dioxide layer 30 down to its corresponding etch stop layer, which
20 is substantially undoped silicon dioxide layer 52, is by a plasma etch. The etch technique
21 employed herein is preferably a plasma etch involving any type of a plasma system including
22 a high density plasma etcher as previously discussed relative to Figure 2.

23 One factor that effects the etch rate and the etch selectivity of the process is pressure.
24 The total pressure has a preferred range from about 1 millitorr to about 400 millitorr. A more
25 preferred pressure range for a plasma etch is in a pressure range from about 1 millitorr to
26 about 100 millitorr. The most preferred pressure range for a plasma etch is from about

1 1 millitorr to about 75 millitorr. The pressure may be increased, however, above the most
2 preferred ranges. For example, the RIE etch may be performed at about 100 millitorr.
3 Selectivity can be optimized at a pressure range between about 10 millitorr and about
4 75 millitorr. Pressure increases may result in a loss in selectivity. The range in selectivity,
5 however, can be adjusted to accommodate different pressures. As such, selectivity and
6 pressure are inversely related.

7 Temperature is another factor that effects the selectivity of the etching process used.
8 A preferable temperature range during the plasma etch has a range of about 10°C to about
9 80°C, and more preferably about 20°C to about 40°C. This is the temperature of a bottom
10 electrode adjacent to silicon layer 12 during the etching process. The preferable range of the
11 semiconductor materials is between about 40°C and about 130°C, and more preferably
12 between about 40°C and about 90°C.

13 Undoped silicon dioxide cap 52 and silicon nitride spacers 28 protect gate stacks 26
14 from the fluorinated chemical etch. As illustrated in Figure 4, the etch will selectively and
15 anisotropically remove doped silicon dioxide layer 30 above contact 34 as indicated by
16 second selected pattern 17. The etch removes material from doped silicon dioxide layer 30
17 at a higher material removal rate than that of undoped silicon dioxide cap 52 and silicon
18 nitride spacers or undoped silicon dioxide spacers 28. Preferably, the etch has a material
19 removal rate for doped silicon dioxide is at least 10 times higher than that of undoped silicon
20 dioxide. As such contact 34 is self-aligned between spacers 28 of gate stacks 26. The
21 self-aligning aspect of contact 34 is due to the selectivity of the etch which assures that even
22 in cases of misalignment of the exposure of second selected pattern 17, the fluorinated
23 chemical etch through doped silicon dioxide layer 30 will properly place contact 34 on
24 silicon base layer 12 and between adjacent silicon nitride spacers 28 that have been formed
25 upon sides of gate stacks 26.

1 Feb 2
1 Contact 34 is preferably exposed by an anisotropic plasma etch with a fluorinated
2 chemistry that etches through BSG, PSG, BPSG, or doped silicon dioxide in general. The
3 etch is preferably selective to undoped silicon dioxide, silicon, and silicon nitride. The
4 fluorinated chemical etch utilizes a type of carbon fluorine gas from the group consisting of
5 C_2F_6 , CF_4 , C_3F_8 , C_4F_{10} , C_2F_8 , CH_2F_2 , CHF_3 , C_2HF_5 , CH_3F and combinations thereof. There
6 are other fluorinated enchants in a substantially gas phase during the etching of the structure.
7 An inert gas is often used in combination with the fluorinated etchant. Argon, nitrogen, and
8 helium are examples of such an inert gas. The preferred gasses, however, are CF_4 , CH_2F_2 ,
9 CHF_3 and Ar. Alternatively CH_3F may be used in place of CH_2F_2 . In particular, the
10 preferred enchant is a fluorine deficient gas which is defined as a gas where there are not
11 enough fluorine atoms to saturate the bonding for the carbon atoms.

1 Feb 2
12 A conductive material is formed upon contact 34 between spacers 28 within second
13 selected pattern 17 as shown in Figure 4. The conductive material will form a contact plug
14 to contact 34. It may be desirable to clad the contact plug with a refractory metal or a
15 refractory metal silicide. As such, second selected pattern 17 would have proximate thereto
16 the refractory metal or silicide thereof prior to formation of the contact plug in contact with
17 contact 34.

18 The present invention has application to a wide variety of structures. The top layer
19 of the gate stack, composed of undoped silicon dioxide, can be used to create and protect
20 various types of structures during the doped silicon dioxide etching process for structures
21 other than gate stacks.

22 The present invention allows the gate stack height to be reduced. One advantage of
23 reducing the gate stack height is to reduce the process time which results in greater
24 throughput. The reduced gate height results in a lower etch time and a reduced contact hole
25 aspect ratio, the latter being defined as the ratio of height to width of the contact hole. By
26 reducing the aspect ratio, or by reducing the height of the gate stack, there will be a decrease

1 in the etch time. Another advantage of a lower gate stack height is that it reduces the overall
2 topography which in turn results in it being easier to planarize and to use photolithographic
3 processes. As such, the present invention increases yield.

4 The present invention may be embodied in other specific forms without departing
5 from its spirit or essential characteristics. The described embodiments are to be considered
6 in all respects only as illustrative and not restrictive. The scope of the invention is, therefore,
7 indicated by the appended claims rather than by the foregoing description. All changes
8 which come within the meaning and range of equivalency of the claims are to be embraced
9 within their scope.

10 What is claimed and desired to be secured is: